Dynamic differential signaling based logic families for robust ultra-low power near-threshold computing
نویسندگان
چکیده
منابع مشابه
Roadmap for nanometer ultra-low-power digital circuits based on sub/near-threshold CMOS logic
For a decade, low-power design has been part of mainstream semiconductor R&D activities, while ultra-lowpower (ULP) design remained dedicated to niche markets of particular applications such as sensor networks, RFIDs and biomedical devices, where speed performances are not critical. However, today’s 65/45nm CMOS technologies offer so compact circuits and high device performance that they give t...
متن کاملSub-threshold Circuit Design Techniques for Ultra Low-Power Logic
With CMOS technology being scaled to ever smaller dimensions to achieve higher performance and integration levels, power dissipation has become a major concern in modern VLSI designs. Sub-threshold circuits have gained a lot of importance due to ultra low-power consumption. The paper reviews the sub-threshold circuit design. Various body-biasing schemes and logic families for performance enhanc...
متن کاملSub-threshold Logic for Ultra-Low Power Consumption
In the ultra low power end of design spectrum when performance is of secondary importance, digital subthreshold logic circuits are more applicable than the regular MOS logic. In this paper, we propose two different subthreshold logic families: 1) variable threshold voltage subthreshold CMOS (VT-Sub-CMOS) and 2) subthreshold dynamic threshold voltage MOS (SubDTMOS) logic. Both these logic famili...
متن کاملUltra-low Energy, High-Performance Dynamic Resistive Threshold Logic
We propose dynamic resistive threshold-logic (DRTL) design based on non-volatile resistive memory. A threshold logic gate (TLG) performs summation of multiple inputs multiplied by a fixed set of weights and compares the sum with a threshold. DRTL employs resistive memory elements to implement the weights and the thresholds, while a compact dynamic CMOS latch is used for the comparison operation...
متن کاملDynamic-Threshold Logic for Low-Power VLSI Design
Power dissipation is a serious concern for circuit designers. Partially-depleted SOI provides a Dynamic Threshold MOS transistor that may be useful in reducing static power and dynamic power. DTMOS can be used to choke off leakage current and improve performance of transistors under lower voltage conditions, but suffers from high bodycontact resistance, Miller capacitance, area penalties, and l...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Microelectronics Journal
سال: 2020
ISSN: 0026-2692
DOI: 10.1016/j.mejo.2020.104801